Contribution ID: 69

NUMA topology limitations

Tuesday, 25 August 2020 08:30 (30 minutes)

Recent experiments 1 on more "creative" hardware have shown that the NUMA topology code has some unwritten assumptions which can be broken relatively easily. While the pictured topology may be considered questionable, somewhat saner topologies can trigger the same class of issues, which can be tested via e.g. QEMU.

The idea would be to point out said limitations, discuss if / how much we really care and potential ways forward.

Note: I plan to have an RFC on the list highlighting the issues in the above link, along with simplified QEMU reproducers, in a few weeks' time.

I agree to abide by the anti-harassment policy

I agree

Primary author:SCHNEIDER, Valentin (Arm Ltd)Presenter:SCHNEIDER, Valentin (Arm Ltd)Session Classification:Scheduler MC

Track Classification: Scheduler MC