




# The Challenges of GNU Tool Chain Support for CORE-V

Craig Blackmore  
Jeremy Bennett

Copyright © 2020 Embecosm. Freely available under a  
Creative Commons Attribution-ShareAlike license.



# RISC-V



RISC-V Processor  
(HART)

Memory

Base Instruction Set

RV32I	RV64I
RV32E	RV128I

Official ISA Extensions

M	A	F	
D	Q	(G)	C
L	B	J	T
P	V	N	H
Zxxx			

Vendor ISA Extensions


PULP
Yxxx

# RISC-V Instructions "Green Card"

RISC-V				RISC-V Reference Card												
Base Integer Instructions (32 64 128)				RV Privileged Instructions (32 64 128)				3 Optional FP Extensions: RV32{F D Q}				Optional Compressed Instructions: RVC				
Category	Name	Fmt	RV(32 64 128) Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV(F D Q) (HP/SP,DP,QP)	Category	Name	Fmt	RVC	
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSRWR rd,csr,rs1	Load	Load	I	FLW,D,Q1 rd,rs1,imm	Loads	Load Word	CL	CLW rd',rs1',imm	
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSRRS rd,csr,rs1		Store	Store	S		FSW,D,Q1 rs1,rs2,imm	Load Word SP	CI	CLWSP rd,imm
	Load Word	I	LW(D Q) rd,rs1,imm		Atomic Read & Clear Bit	R	CSRRC rd,csr,rs1		Arithmetic	ADD	R		FADD.(S D Q) rd,rs1,rs2	Load Double	CL	CLD rd',rs1',imm
	Load Byte Unsigned	I	LBU rd,rs1,imm		Atomic R/W Imm	R	CSRRI rd,csr,imm		SUBtract	R	FSUB.(S D Q) rd,rs1,rs2		Load Word SP	CI	CLWSP rd,imm	
	Load Half Unsigned	I	LHU(D Q) rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSRRSI rd,csr,imm		MULTIply	R	FMUL.(S D Q) rd,rs1,rs2		Load Quad	CL	CLQ rd',rs1',imm	
Stores	Store Byte	S	SB rs1,rs2,imm	Atomic Read & Clear Bit Imm	R	CSRRCI rd,csr,imm	DIVide	R	FDIV.(S D Q) rd,rs1,rs2	Load Quad SP	CI	CLQSP rd,imm				
	Store Halfword	S	SH rs1,rs2,imm	Change Level	Env. Call	R	ECALL	SQuare RooT	R	FSQRT.(S D Q) rd,rs1	Load Byte Unsigned	CL	CLBU rd',rs1',imm			
	Store Word	S	SW(D Q) rs1,rs2,imm	Environment Breakpoint	R	EBREAK	Mul-Add	ADD	R	FMADD.(S D Q) rd,rs1,rs2,rs3	Float Load Word	CL	CLFLW rd',rs1',imm			
Shifts	Shift Left	R	SLL(W D) rd,rs1,rs2	Environment Return	R	EBRET	Multiply-SUBtract	R	FMNSUB.(S D Q) rd,rs1,rs2,rs3	Float Load Double	CL	CLFLD rd',rs1',imm				
	Shift Left Immediate	I	SLLI(W D) rd,rs1,shamt	Trap Redirect to Supervisor	R	MRTS	Negative Multiply-SUBtract	R	FMNSUB.(S D Q) rd,rs1,rs2,rs3	Float Load Word SP	CI	CLFLWSP rd,imm				
	Shift Right	R	SRL(W D) rd,rs1,rs2	Redirect Trap to Hypervisor	R	MRTS	Negative Multiply-ADD	R	FMNADD.(S D Q) rd,rs1,rs2,rs3	Float Load Double SP	CI	CLFLDSP rd,imm				
	Shift Right Immediate	I	SRLI(W D) rd,rs1,shamt	Hypervisor Trap to Supervisor	R	HRTS	SIGN source	R	FSGNJ.(S D Q) rd,rs1,rs2	Stores	Store Word	CS	CSW rs1',rs2',imm			
	Shift Right Arithmetic	R	SRA(W D) rd,rs1,rs2	Interrupt Wait for Interrupt	R	WFI	Negative SIGN source	R	FSGNJN.(S D Q) rd,rs1,rs2	Store Word SP	CSS	CSWSP rs2,imm				
Shift Right Arith Imm	I	SRAI(W D) rd,rs1,shamt	MMU Supervisor FENCE	R	SFENCE.VM rs1	Xor SIGN source	R	FSGNJX.(S D Q) rd,rs1,rs2	Store Word	CS	CS rs1',rs2',imm					
Arithmetic	ADD Immediate	R	ADD(W D) rd,rs1,rs2	Optional Multiply-Divide Extension: RV32M				Min/Max	Minimum	R	PMIN.(S D Q) rd,rs1,rs2	Store Double SP	CSS	CSDSP rs2,imm		
	SUBtract	R	SUB(W D) rd,rs1,rs2	Category	Name	Fmt	RV32M (Mult-Div)	MAXimum	R	PMAX.(S D Q) rd,rs1,rs2	Store Quad	CS	CSQ rs1',rs2',imm			
	Load Upper Imm	I	LUI rd,imm	MULTIply	MULTIply	R	MUL(W D) rd,rs1,rs2	Compare	Compare Float >	R	FEQ.(S D Q) rd,rs1,rs2	Store Quad SP	CSS	CSQSP rs2,imm		
	ADD Upper Imm to PC	I	AUIPC rd,imm	MULTIply upper Half	R	MULH rd,rs1,rs2	Compare Float <=	R	FLT.(S D Q) rd,rs1,rs2	Float Store Word	CSS	CSFW rd',rs1',imm				
	XOR	R	XOR rd,rs1,rs2	MULTIply Half Sign/Uns	R	MULHSU rd,rs1,rs2	Compare Float <	R	FLT.(S D Q) rd,rs1,rs2	Float Store Double	CSS	CSFD rd',rs1',imm				
Logical	XOR Immediate	I	XORI rd,rs1,imm	MULTIply upper Half Uns	R	MULHU rd,rs1,rs2	Category	Classify Typ	R	FCLASS.(S D Q) rd,rs1	Float Store Word SP	CSS	CSFWSP rd,imm			
	OR	R	OR rd,rs1,rs2	DIVide	DIVide	R	DIV(W D) rd,rs1,rs2	Move	Move from Integer	R	FMV.S.X rd,rs1	Float Store Double SP	CSS	CSFDSP rd,imm		
	OR Immediate	I	ORI rd,rs1,imm	DIVide Unsigned	R	DIVU rd,rs1,rs2	Convert	Convert from Int	R	FCVT.(S D Q).W rd,rs1	Arithmetic	ADD	CR.C.ADD rd,rs1			
	AND	R	AND rd,rs1,rs2	REMAinder	R	REMAINDER rd,rs1,rs2	Convert from Int Unsigned	R	FCVT.(S D Q).WU rd,rs1	ADD Word	CR	CR.ADDW rd',rs2'				
	AND Immediate	I	ANDI rd,rs1,imm	REMAinder Unsigned	R	REMU(W D) rd,rs1,rs2	Convert to Int	R	FCVT.W.(S D Q) rd,rs1	ADD Word Imm	CI	CR.ADDIW rd,imm				
Compare	Set <	R	SLT rd,rs1,rs2	Optional Atomic Instruction Extension: RVA				Convert to Int Unsigned	R	FCVT.WU.(S D Q) rd,rs1	ADD SP Imm * 16	CI	CR.ADDI16SP x0,imm			
	Set < Immediate	I	SLTI rd,rs1,imm	Category	Name	Fmt	RV(32 64 128)A (Atomic)	Configuration Read Stat	R	FRCSR rd	ADD SP Imm * 4	CI	CR.ADDI4SP rd,imm			
	Set < Unsigned	R	SLTU rd,rs1,rs2	Load	Load Reserved	R	LR.(W D Q) rd,rs1	Read Rounding Mode	R	FRM rd	Load Immediate	CI	CL.I rd,imm			
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm	Store	Store Conditional	R	SC.(W D Q) rd,rs1,rs2	Read Flags	R	FRFLAGS rd	Load Upper Imm	CI	CL.U rd,imm			
	Branch	SB	BEQ rs1,rs2,imm	Swap	SWAP	R	AMOSWAP.(W D Q) rd,rs1,rs2	Swap Status Reg	R	FRCSR rd,rs1	MoVe	CR	CR.MV rd,rs1			
Branches	Branch #	SB	BNE rs1,rs2,imm	Add	ADD	R	AMOADD.(W D Q) rd,rs1,rs2	Swap Rounding Mode	R	FRSR rd,rs1	SUB	CR	CR.SUB rd',rs2'			
	Branch <	SB	BLT rs1,rs2,imm	Logical	XOR	R	AMOXOR.(W D Q) rd,rs1,rs2	Swap Flags	R	FRSFLAGS rd,rs1	SUB Word	CR	CR.SUBW rd',rs2'			
	Branch >=	SB	BGE rs1,rs2,imm	Min/Max	MINimum	R	AMOMIN.(W D Q) rd,rs1,rs2	Swap Rounding Mode Imm	I	FRSMI rd,imm	Logical	XOR	CS.C.XOR rd',rs2'			
	Branch < Unsigned	SB	BLTU rs1,rs2,imm	MAXimum	R	AMOMAX.(W D Q) rd,rs1,rs2	Swap Flags Imm	I	FRSFLAGSI rd,imm	OR	CS	CR.OR rd',rs2'				
	Branch <= Unsigned	SB	BGEU rs1,rs2,imm	MINimum Unsigned	R	AMOMINU.(W D Q) rd,rs1,rs2	3 Optional FP Extensions: RV(64 128){F D Q}	Category	Name	Fmt	RV(F D Q) (HP/SP,DP,QP)	AND	CS	CR.AND rd',rs2'		
Jump & Link	J&L	UJ	JAL rd,imm	MAXimum Unsigned	R	AMOMAXU.(W D Q) rd,rs1,rs2	Move	Move from Integer	R	FMV.(D Q).X rd,rs1	AND Immediate	CB	CB.ANDI rd',rs2'			
	Jump & Link Register	I	JALR rd,rs1,imm	16-bit (RVC) and 32-bit Instruction Formats				Move to Integer	R	FMV.X.(D Q) rd,rs1	Shifts	Shift Left Imm	CI	CS.SLL rd,imm		
Synch	Synch thread	I	FENCE	CI				Convert from Int	R	FCVT.(S D Q).L rd,rs1	Shift Right Immediate	CB	CS.SRLI rd',imm			
	Synch Instr & Data	I	FENCE.I	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				Convert to Int Unsigned	R	FCVT.(S D Q).(L T)U rd,rs1	Shift Right Arith Imm	CB	CS.SRAI rd',imm			
System	System CALL	I	SCALL	CSS				Convert to Int	R	FCVT.(L T).(S D Q) rd,rs1	Branches	Branch=0	CB	CB.BEQZ rs1',imm		
	System BREAK	I	SBREAK	func3 imm rd/rs1 rs2 imm op				Convert to Int Unsigned	R	FCVT.(L T)U.(S D Q) rd,rs1	Branch#0	CB	CB.BNEZ rs1',imm			
Counters	Read CYCLE	I	RDYCYCLE rd	CIW				Convert to Int Unsigned	R	FCVT.(L T)U.(S D Q) rd,rs1	Jump	Jump	CJ	CJ imm		
	Read CYCLE upper Half	I	RDYCYCLEH rd	func3 imm rd/rs1 rs2 imm op				Jump Register	CR	CR.JR rd,rs1	Jump & Link	J&L	CJ.C.JAL imm			
	Read TIME	I	RDYTIME rd	func3 imm imm rs2 imm op				Jump & Link Register	CR	CR.JALR rs1	System	Env. BREAK	CI	CB.EBREAK		
	Read TIME upper Half	I	RDYTIMEH rd	func3 imm rs1' imm rs2' imm op				System	Env. BREAK	CI	CB.EBREAK					
	Read INSTR RETired	I	RDYINSTRRET rd	func3 offset rs1' offset op												
Read INSTR upper Half	I	RDYINSTRUH rd	func3 jump target op													



# RISC-V Extensible Instructions



Byte Address:      base+4                                      base+2                                      base



Credit: RISC-V International



# RISC-V 32-Bit Instruction Formats

Format	Bit																															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register/register	funct7							rs2					rs1					funct3			rd			opcode								
Immediate	imm[11:0]												rs1					funct3			rd			opcode								
Upper immediate	imm[31:12]																				rd			opcode								
Store	imm[11:5]							rs2					rs1					funct3			imm[4:0]			opcode								
Branch	[12]	imm[10:5]							rs2					rs1					funct3			imm[4:1]		[11]	opcode							
Jump	[20]	imm[10:1]										[11]	imm[19:12]											rd			opcode					



Credit: Wikipedia



# RISC-V 32-bit Opcode Groups

**opcode** = *xxbbb11*

<i>bbb</i>	<b>000</b>	<b>001</b>	<b>010</b>	<b>011</b>	<b>100</b>	<b>101</b>	<b>110</b>	<b>111</b>
<i>xx</i>								(>32b)
<b>00</b>	<b>LOAD</b>	<b>LOAD-FP</b>		<b>MISC-MEM</b>	<b>OP-IMM</b>	<b>AUIPC</b>	<b>OP-IMM-32</b>	48b
<b>01</b>	<b>STORE</b>	<b>STORE-FP</b>		<b>AMO</b>	<b>OP</b>	<b>LUI</b>	<b>OP-32</b>	64b
<b>10</b>	<b>MADD</b>	<b>MSUB</b>	<b>NMSUB</b>	<b>NMADD</b>	<b>OP-FP</b>			48b
<b>11</b>	<b>BRANCH</b>	<b>JALR</b>		<b>JAL</b>	<b>SYSTEM</b>			≥ 80b

# RISC-V 32-bit Opcode Groups

**opcode** = *xxbbb11*

<i>bbb</i>	<b>000</b>	<b>001</b>	<b>010</b>	<b>011</b>	<b>100</b>	<b>101</b>	<b>110</b>	<b>111</b>
<i>xx</i>								(>32b)
<b>00</b>	<b>LOAD</b>	<b>LOAD-FP</b>		<b>MISC-MEM</b>	<b>OP-IMM</b>	<b>AUIPC</b>	<b>OP-IMM-32</b>	48b
<b>01</b>	<b>STORE</b>	<b>STORE-FP</b>		<b>AMO</b>	<b>OP</b>	<b>LUI</b>	<b>OP-32</b>	64b
<b>10</b>	<b>MADD</b>	<b>MSUB</b>	<b>NMSUB</b>	<b>NMADD</b>	<b>OP-FP</b>	<i>reserved</i>		48b
<b>11</b>	<b>BRANCH</b>	<b>JALR</b>	<i>reserved</i>	<b>JAL</b>	<b>SYSTEM</b>	<i>reserved</i>		≥ 80b

# RISC-V 32-bit Opcode Groups

**opcode** = *xxbbb11*

<i>bbb</i>	<b>000</b>	<b>001</b>	<b>010</b>	<b>011</b>	<b>100</b>	<b>101</b>	<b>110</b>	<b>111</b>
<i>xx</i>								(>32b)
<b>00</b>	<b>LOAD</b>	<b>LOAD-FP</b>	<i>custom-0</i>	<b>MISC-MEM</b>	<b>OP-IMM</b>	<b>AUIPC</b>	<b>OP-IMM-32</b>	48b
<b>01</b>	<b>STORE</b>	<b>STORE-FP</b>	<i>custom-1</i>	<b>AMO</b>	<b>OP</b>	<b>LUI</b>	<b>OP-32</b>	64b
<b>10</b>	<b>MADD</b>	<b>MSUB</b>	<b>NMSUB</b>	<b>NMADD</b>	<b>OP-FP</b>	<i>reserved</i>	<i>custom-2</i>	48b
<b>11</b>	<b>BRANCH</b>	<b>JALR</b>	<i>reserved</i>	<b>JAL</b>	<b>SYSTEM</b>	<i>reserved</i>	<i>custom-3</i>	≥ 80b




# RISC-V 32-bit Opcode Groups

**opcode** = *xxbbb11*

<i>bbb</i>	<b>000</b>	<b>001</b>	<b>010</b>	<b>011</b>	<b>100</b>	<b>101</b>	<b>110</b>	<b>111</b>
<i>xx</i>								(>32b)
<b>00</b>	<b>LOAD</b>	<b>LOAD-FP</b>	<i>custom-0</i>	<b>MISC-MEM</b>	<b>OP-IMM</b>	<b>AUIPC</b>	<b>OP-IMM-32</b>	48b
<b>01</b>	<b>STORE</b>	<b>STORE-FP</b>	<i>custom-1</i>	<b>AMO</b>	<b>OP</b>	<b>LUI</b>	<b>OP-32</b>	64b
<b>10</b>	<b>MADD</b>	<b>MSUB</b>	<b>NMSUB</b>	<b>NMADD</b>	<b>OP-FP</b>	<i>reserved</i>	<i>custom-2</i>	48b
<b>11</b>	<b>BRANCH</b>	<b>JALR</b>	<i>reserved</i>	<b>JAL</b>	<b>SYSTEM</b>	<i>reserved</i>	<i>custom-3</i>	≥ 80b

*custom-2* and *custom-3* are also reserved for **RV128**

# Parallel Ultra Low Power (PULP)



PULP RI5CY core

- 4-stage, in-order
- 32-bit RV32IMFC
- PULP custom extensions
  - post-inc load/store
  - multiply-accumulate
  - ALU extensions
  - hardware loops
  - bit manipulation
  - SIMD

# RISC-V Organizations



*standardization body*




*industry group*



**OPEN-HW**

*industry group*

# CORE-V RV32E40P



OpenHW Group CORE-V CV32E40P

- 4-stage, in-order
- 32-bit RV32IMFC
- PULP custom extensions
  - post-inc load/store
  - multiply-accumulate
  - ALU extensions
  - hardware loops
  - bit manipulation
  - SIMD

# PULP RI5CY → CORE-V CV32E40P



- Hardware
  - robust verification program

# PULP RI5CY → CORE-V CV32E40P

- Hardware
  - robust verification program
- Software
  - need GNU tools, Clang/LLVM tools
  - need RTOS and full-fat OS
  - need IDEs
  - need simulators

# PULP RI5CY → CORE-V CV32E40P

- Hardware
  - robust verification program
- Software
  - need GNU tools, Clang/LLVM tools
  - need RTOS and full-fat OS
  - need IDEs
  - need simulators
- Reference platform for FPGA use

# CORE-V CV32E40P GNU Tools

- Full GNU tool chain supporting
  - ~150 new instruction types
  - ~350 if you count all the variants
  - based on GCC 7.1



# CORE-V CV32E40P GNU Tools

- Full GNU tool chain supporting
  - ~150 new instruction types
  - ~350 if you count all the variants
  - based on GCC 7.1
- University research compiler
  - no tests (not even the upstream ones)
  - no adherence to GNU coding standards
  - tramples all over reserved RISC-V coding space

# CORE-V GNU Tools Strategy

- Move instruction encoding to *custom[0123]* (hardware)
  - blocker on any upstreaming
  - leave out SIMD and bit manipulation
    - being standardized officially
- Update GNU tool chain
  - add tests to existing (2017) PULP binutils-gdb
  - roll forward to 2020 binutils-gdb
  - port PULP GCC changes to 2020 GCC

# CORE-V GNU Tools Progress

- Back-porting tests to 2017 binutils-gdb failed
  - too much other research code in the way
  - RISC-V binutils-gdb port has changed much in 3 years

# CORE-V GNU Tools Progress

- Back-porting tests to 2017 binutils-gdb failed
  - too much other research code in the way
  - RISC-V binutils-gdb port has changed much in 3 years
- Restart adding PULP commits to 2020 binutils-gdb
  - selective choice of just CORE-V features

# CORE-V GNU Tools Progress

- Back-porting tests to 2017 binutils-gdb failed
  - too much other research code in the way
  - RISC-V binutils-gdb port has changed much in 3 years
- Restart adding PULP commits to 2020 binutils-gdb
  - selective choice of just CORE-V features
- Should we use CGEN instead?
  - already have a full RISC-V implementation

# Upstreaming

- Central principle for the OpenHW Group
  - open source work must be contributed back and shared
- Choose a target "triplet" for non-official RISC-V
  - *arch-subarch-vendor-os-environment*
  - **riscv32-corev-none-elf** (for bare metal)
- Add architecture options **-march=Ycorev-xxx**
  - allows discrimination between CORE-V features
- Start with binutils-gdb, then GCC, then newlib

# Poll: Is This the Right Approach?

A) Yes

B) No



# Thank You

[craig.blackmore@embecosm.com](mailto:craig.blackmore@embecosm.com)

[jeremy.bennett@embecosm.com](mailto:jeremy.bennett@embecosm.com)

[openhwgroup.org](http://openhwgroup.org)

Craig Blackmore  
Jeremy Bennett

