# SGX Upstreaming Story

Linux Plumbers Conference 2019

Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com>

## First, a little bit of history

- Skylake 2015
- First attempt 2016/04/25:
  - Only Intel blessed enclaves :(
  - https://lwn.net/Articles/686808/
- At LPC 2016 first plans for flexible launch control.
- In September 2017 new series was started.
- In December Geminilake launchedx.
- https://lwn.net/Articles/786487/
- Latest version is v22.

#### **Enclaves**

- Reserved address space.
- Memory is committed from a reserved memory area called Enclave Page Cache (EPC).
- Predefined entry points (ring-3).
- CPU asserted access.
- Memory encryption (outside LLC).
- Local and remote attestation.

#### The kernel assets

- Sources
  - arch/x86/kernel/cpu/sgx
  - tools/testing/selftests/x86/sgx
- Devices
  - /dev/sgx/enclave
    - SGX\_IOC\_ENCLAVE\_CREATE
    - SGX\_IOC\_ENCLAVE\_ADD\_PAGE
    - SGX\_IOC\_ENCLAVE\_INIT
    - SGX TOC ENCLAVE SET ATTRIBUTE
  - /dev/sgx/provision
- Community
  - linux-sgx@vger.kernel.org
  - https://github.com/jsakkine-intel/linux-sgx.git

# The kernel assets: arch/x86/kernel/cpu/sgx

```
$ wc -l arch/x86/kernel/cpu/sgx/*
  423 arch/x86/kernel/cpu/sgx/arch.h
  275 arch/x86/kernel/cpu/sgx/driver.c
   34 arch/x86/kernel/cpu/sgx/driver.h
  718 arch/x86/kernel/cpu/sgx/encl.c
  133 arch/x86/kernel/cpu/sgx/encl.h
   56 arch/x86/kernel/cpu/sgx/encls.c
  263 arch/x86/kernel/cpu/sgx/encls.h
  721 arch/x86/kernel/cpu/sgx/ioctl.c
  311 arch/x86/kernel/cpu/sgx/main.c
    5 arch/x86/kernel/cpu/sgx/Makefile
  472 arch/x86/kernel/cpu/sgx/reclaim.c
   89 arch/x86/kernel/cpu/sgx/sgx.h
 3500 total
```

# The kernel assets: tools/testing/selftests/x86/sgx

```
$ wc -l tools/testing/selftests/x86/sgx/*
   39 tools/testing/selftests/x86/sgx/defines.h
   94 tools/testing/selftests/x86/sgx/encl_bootstrap.S
   20 tools/testing/selftests/x86/sgx/encl.c
   34 tools/testing/selftests/x86/sgx/encl.lds
  371 tools/testing/selftests/x86/sgx/main.c
   47 tools/testing/selftests/x86/sgx/Makefile
   49 tools/testing/selftests/x86/sgx/sgx_call.S
  493 tools/testing/selftests/x86/sgx/sgxsign.c
   39 tools/testing/selftests/x86/sgx/signing_key.pem
 1186 total
```

#### A short breakdown

- Constructing enclaves (/dev/sgx/enclave)
- Executing enclaves
- Overcommitment
- Access control (e.g. DAC, SELinux, AppArmor)
- Provisioning (/dev/sgx/provision)

### Constructing enclaves

- /dev/sgx/enclave
- mmap() with PROT\_NONE.
- SGX\_IOC\_ENCLAVE\_CREATE (secs)
  - SGX Enclave Control Structure (SECS)
- SGX\_IOC\_ENCLAVE\_ADD\_PAGE (addr, page, secinfo, mrmask)
- SGX\_IOC\_ENCLAVE\_INIT (sigstruct)
- mprotect() (capped by EADD)
  - vma->may\_protect()

# Constructing enclaves: ENCLS[EINIT]

- IA32\_SGXLEPUBKEYHASH{0, 1, 2, 3} MSRs
- FEATURE\_CONTROL\_SGX\_LE\_WR
- Locked MSRs: requires a Launch Enclave.
  - Tokens generated by the LE and passed to EINIT.
- Linux runs enclaves only with unlocked MSRs.

#### Executing enclaves

- ENCLU[EENTER] (rbx=TCS, rcx=AEP/rip successor)
  - Thread Control Structure (TCS)
  - Asynchronous Exit Point (AEP)
- Exit to Asychronous Exit Point (AEP).
  - ENCLU[ERESUME] (rbx=TCS, rcx=AEP)
- ENCLU[EEXIT] (rbx=outside address, rcx=AEP)

### Executing enclaves: TCS

```
.section ".tcs", "a"
.balign
            4096
.fill
         1, 8, 0
                        # STATE (set by CPU)
         1, 8, 0
.fill
                         # FLAGS
.quad encl_ssa
                      # OSSA
.fill
                 # CSSA (set by CPU)
         1, 4, 0
.fill
          1, 4, 1
                      # NSSA
.quad
           encl_entry # OENTRY
.fill
           1, 8, 0
                         # AEP (set by EENTER/RESUME)
.fill
          1, 8, 0
                       # OFSBASE
                 # OGSBASE
          1, 8, 0
.fill
          1, 4, 0xFFFFFFFF # FSLIMIT (32-bit)
.fill
           1, 4, 0xFFFFFFFF # GSLIMIT (32-bit)
.fill
.fill
           4024, 1, 0 # Reserved
```

#### Executing enclaves: \_\_vdso\_sgx\_enter\_enclave

- Enclaves generate exceptions as part of their normal operation.
- Permisson conflict: #PF with PF\_SGX
- Illegal instructions: #UD
  - https://software.intel.com/en-us/node/703005
- \_\_vdso\_sgx\_enter\_enclave
  - Exception: di=exception (e.g. #PF), si=error (e.g. PF\_SGX), rdx=addr

Access control: DAC

- /dev/sgx/enclave permissions control who can **build** enclaves.
  - The build process also caps mmap() and mprotect().
- /dev/sgx/provision permissions control who can grant access to provision an enclave.
- Enclaves always need an outside delegate for syscalls. They can read and write process memory but cannot affect outside system.
- The end game is that there needs to be a process that is able to change writable pages executable pages unconditionally.

#### Access control: LSM hooks

- security\_enclave\_load(vma, prot): Allow LSM intervene when a a page is loaded into enclave.
  - Prevent loading a non-executable file.
  - Deny WX from unprivileged process (as defined by the LSM).
- security\_enclave\_map(vma, prot): Allow LSM intervene mmap() or mprotect() of an enclave.
  - Deny WX.

Access control: LSM hooks

That's all folks, thank you.