NETRONCME

Reuse Host JIT Back-end as Offload Back-end

Jiong Wang Netronome LPC BPF Microconference, September-11, 2019

Agenda

- Why do we need this?
- BPF prog to runnable image
 - Host JIT without BPF2BPF call
 - Host JIT with BPF2BPF call
 - Static offload JIT
 - Dynamic offload JIT
- JIT back-end improvements for better modularity
 - Enable multiple JIT back-ends at the same time
 - Code-gen only and PIC code only
 - Separate compilation and linking
- Prototyping based on SmartNIC with RISC-V inside
 - Hardware introduction
 - Software prototyping

NETRONUME

• BPF could be offloaded

- SmartNIC at the moment (Netronome NFP)
- Perhaps other devices in the future once device driver on BPF
- And we want to use architectures with strong ecosystem
 - RISC-V, arm32, AArch64 etc or even BPF itself[1]
 - There are host JIT back-ends for them already
- Host JIT and offload JIT
 - No difference on processor, code generation is the same
 - Difference on runtime environment, linking is different
 - We want to reuse code generation part of host JIT

[1]: "Programmable Dataplane for Next Generation Networks", Glasgow University.


• A runnable image must have:

- All BPF instructions translated
- All external references relocated (Maps, branches, calls)
- Hence, BPF prog must have the followings resolved during JIT compilation:
 - Map addresses (static global data is based on map as well)
 - Destinations of local jumps, helper calls, BPF2BPF calls
- Current BPF JIT infrastructure
 - Resolving them on BPF ISA instead of native ISA
 - C -> relocatable BPF .o -> final BPF.o -> final image (Selected)
 - C -> relocatable BPF .o -> relocatable native image -> final image (Not)
 - Two main stages for JIT compilation
 - prelinking BPF .o
 - JIT back-end code generation

NETRONCME

BPF Prog -> Runnable Image






- Only PROGBITS (insn/data) are loaded into kernel space
- Reloc and symtab sections etc won't be loaded
- Reloc info therefore needs to be re-encoded into insn

• BPF sequence have all external address finalized before JIT code generation

- Host JIT prelinking with BPF2BPF call
 - C -> relocatable BPF .o -> final BPF.o -> native image, this flow has dilemma




Kernel Space

• Still, BPF sequence has all **address finalized including subprogs before** JIT code generation

BPF Prog -> Runnable Image

- Host JIT code generation
 - Input: BPF sequence has all address finalized including subprogs before JIT code generation
 JIT back-end (bpf_init_jit_compile)



Kernel Space


NETRONCME

• Summary for host JIT

- User and kernel space loaders perform various prelinkings on BPF ISA
 - Three "symbol" tables used:
 - map_idx -> map_addr
 - helper_idx -> helper_addr
 - func_idx -> func_addr
- JIT back-ends interleave with prelinking because of the flow dilemma
- Some JIT back-ends generates **non-PIC** instruction sequence in final image
- No relocation information in final image

BPF Offload - Static Offload


- Data/Code (maps, prog, libs/helpers) preallocated on devices
- Extern addresses for BPF prog still could be known before doing JIT code-gen
- Prelinking on BPF ISA then doing code-gen still work
- replace_map_fd_with_map_ptr and fixup_bpf_call need tweaks



NETRONCME


BPF Offload - Dynamic Offload

- Code could have been allocated dynamically on devices
- If code generation uses PIC sequence, then no difference with static offload
- Otherwise, needs runtime relocation information



BPF Offload - Dynamic Offload, A Real Example

• For example, NFP doesn't support pc-relative jump/call, we have the following dynamic offload implementation:



0011...

- R_REL to adjust the jump destination according to load base
- → A few special relocation, for example exit point
- → Relocation value is not splitted into sequence
- → NFP insn is 64-bit, but a few top bits are reserved, so relocation types are kept there!

© 2019 NETRONOME SYSTEMS, INC.

- The current host JIT back-ends could perhaps be used as offload JIT back-ends directly with very little changes, because:
 - Native data (maps) and code are created separately. We always know data addresses before generating code
 - The generated code themselves could be PIC (Position Independent Code)
 - Offload JIT may need to generate extra runtime code
 - return from main returns to other device firmware exit
 - error handling code
 - device could expose these addresses to offload JIT
- If not
 - The offloaded image needs to encode the relocation information, perhaps the offload image needs an extra header

NETRONCME

- Enable multiple JIT back-ends at the same time
 - x86_64/AArch64 + offload device 1(Arm) + offload device 2(RISC-V) ... etc.
 could be the usual architecture combination
 - We need multiple JIT back-ends enabled, not only the \$(ARCH)
 - JIT back-end normally is a single file, could be built independently
- Solution
 - Split bpf_int_jit_compile into bpf_int_jit_compile + ARCH_bpf_int_jit_compile
 - bpf/core.c defines a set of weak ARCH_bpf_int_jit_compile for all
 - Extra interface to query what's the offload arch


JIT Back-end Improvements

• Enable multiple JIT back-ends at the same time - no offload

```
bpf int jit compile() (( weak ))
                                                   Host arch interface overrides
                                                                                             bof iit interface.c:
  bpt jit needs zext() ( weak ))
                                                                                              bpf int jit compile(){
                                                   the weak interface
                                                                                               x86 64 bpf int jit compile();
bpf int jit compile all[] =
                                                                                             bpf jit backend.c
x86_64_bpf_int_jit_compile,
                                                                                              x86_64_bpf_int_jit_compile() {
 riscv bpf int jit compile,
                                                                                               the implementation...
                                                                                                         arch/x86/net/
bpf jit needs zext all(enum jit arch)
 case X86 64:
                                                                                  bpf jit interface.c:
  return false:
                                                                                   bpf int jit compile(){
 case RISCV:
                                                                                    riscv bpf int jit compile();
  return true:
 case ...
                                                                                  bpf jit backend.c
x86 64_bpf_int_jit_compile () ((__weak__))
                                                                                   riscv bpf int jit compile() {
riscv bpf int jit compile () (( weak ))
                                                                                    the implementation...
                     kernel/bpf/core.c
                                                                                             arch/riscv/net/
```

JIT Back-end Improvements

• Enable multiple JIT back-ends at the same time - with offload



- Cleaner code generation
 - Back-end generates PIC code as much as possible when range fits
 - Back-end does code-gen only, no runtime stuff (icache flush)
 - Split compilation and linking?
 - bpf_int_jit_compile()
 - **bpt_int_jit_link**(bpf_prog, ldx2Addr map, ldx2Addr helper, ldx2Addr subprog)
 - More relocs compared with BPF ISA. Arches could split reloc value into sequence for loading large imm. mov r0, addr_0_16, movsh r0, addr_16_32, movsh r0, addr_32_48, movsh r0, addr_48_64
 - Architecture has their own relocation description, for example R_AARCH64_MOVW_*, R_RISCV_HI_* etc.
 - Pro is no need of back-end dry run inside verifier
 - Con is more back-ends related work.


Offload Infrastructure Improvements

- Offload JIT is bypassing a couple of paths of host JIT
 - Designed for NFP offload
 - Could be overkilling for generic RISC processors offload
 - For example, we could still want prelinking on BPF ISA
- Current offload infrastructure was more or less designed for net devices, may could be simplified for other offload scenarios.

Hardware and Software Prototyping


NETRONUME

• Netronome RFPC (RISC-V Flow Processing Core)




- The chip or chiplet is made up of islands, which are connected through the instruction-driven switch fabric
- Which allows for implementtation from small to large
- Memory hierarchy provides equal access to all types of memories
- The config, host interface, and network interface islands allow for feeding data into the system
- Basic flow of data in a SmartNIC

Netronome RFPC - continues




- RFPC (RISC-V Flow Processing Core) features:
 - RFPC cores are RV32IMC cores with custom-0/1 instructions
 - RV32IMC keeps the performance high with low silicon gate count
 - Support for user, machine and debug modes only, but provides some memory protection and both user-level and machine-level interrupts
 - Custom-0 instructions permit dynamic binding of 48+-bit host address and bulk DDR addresses to 32-bit RISC-V addresses
 - Custom-1 instructions permit transaction memory and signaling operations
 - RFPC Cores collected into RFPC groups
 - Sharing local memory, which is directly accessed (not cache)
 - Simple address translation permits core-local data and stack without changing code and register initialization values
 - RFPC Groups collected into RFPC Clusters
 - RFPC Clusters collected together

• Software prototyping - basic environment rough description



• Software prototyping - BPF offload, crazy ideas



NETRONUME

Thank You

© 2019 NETRONOME SYSTEMS, INC.