



Contribution ID: 150

Type: **not specified**

RISC-V Hypervisor ISA Emulation

Monday, September 9, 2019 12:15 PM (45 minutes)

This presentation discusses the work done to add the RISC-V Hypervisor Extension support to QEMU. This allows everyone to use QEMU as a development platform for porting Hypervisors to RISC-V. This can be seen by the recent effort to port KVM to RISC-V.

This presentation will discuss how the RISC-V Hypervisor extension works and how it is different to other common architectures Hypervisor support. It will talk about how the extension was implemented in QEMU and problems that were identified with the draft specification in the process. Finally it will conclude with the current upstream status and any pending work related to both QEMU and the RISC-V Hypervisor specification in general, including current Hypervisor project porting status.

We are also looking for feedback on existing issues in the RISC-V Hypervisor specification and possible solutions. This will help in making a more software friendly and robust specification.

I agree to abide by the anti-harassment policy

Yes

Primary author: Mr FRANCIS, Alistair

Presenter: Mr FRANCIS, Alistair

Session Classification: RISC-V MC