

TOKYO, JAPAN / DECEMBER 11-13, 2025

Preparing RISC-V Linux for RVA23





Why should the kernel add support for RVA23?

- Standardization around a set of configs for performant hardware
- Enable broad-sweeping optimizations for RVA23 hardware
- Improve developer experience around extension support and discovery

RFC available here: https://lore.kernel.org/linux-riscv/20251210-profiles-v1-0-315a6ff2ca5a@gmail.com/T/#t



Standardization around a set of configs for performant hardware

- Introduce a new defconfig "rva23_defconfig" that is focused on server platforms
- This will be based on a new rva23 config, and be portable to all rva23 compatible platforms
- "defconfig" will continue to be used to build a kernel that can run on any platform



RVA23

Profiles: An attempt to wrangle the inherent fragmentation of the riscv ISA

- RVA23 targets server-class and application processors
- Notably requires:
 - Vector
 - Hypervisor
 - May-be-ops
 - Performance counter overflows.

Example is a string for rva23 compatible hardware

rv64mafdcbvh_zicsr_zicntr_zihp m_ziccif_ziccrse_ziccrse_ziccamo a_zicclsm_za64rs_zihintpause_zi c64b_zicbom_zicbop_zicboz_zfh min_zkt_zihintntl_zicond_zimop_zcmop_zcb_zfa_zawrs_supm_sva de_ssccptr_sstvecd_sstvala_ssco unterenw_svpbmt_svinval_svnap ot_sstc_sscofpmf_ssnpm_ssu64x l_sstateen_shcounterenw_shvstv ala_shtvala_shvstvecd_shvsatpa_shgatpa



Enable broad-sweeping optimizations for RVA23 hardware


- Split extensions into "enabled", "supported", and "disabled"
- RVA23 config will select "enabled" for all mandatory extensions
- These extensions can then be added to the compiler's march
- Focus performance optimizations on a kernel where extensions are compiled into it rather than discovered at runtime



riscv_has_extension_* optimization

```
if (riscv_has_extension_likely(EXT)) {
 alternative
} else {
 fallback
                                                        Enabled
                                                                                        Supported
                                                                                                                               Disabled
                                                                                        nop
                                                                                        alternative
                                                                                        j end
Discovered in isa string
                                                                                                                               fallback
                                                       alternative
                                                                                        no
                                                                                        fallback
                                                                                        end:
                                                                                        jno
                                                                                        alternative
                                                                                        j end
Not discovered in isa string
                                                                                                                               fallback
                                                       alternative
                                                                                        no:
                                                                                        fallback
                                                                                        end:
```

Eliminate hand-coded assembly routines Example: do_csum_no_alignment()



(Also: The riscv compiler has gotten a lot better over the years and can properly optimize more sequences now)



Improve developer experience around extension support and discovery

Globally enabled extensions simplify writing optimized code

- When code is guarded by CONFIG_RISCV_ISA_EXT and CONFIG_TOOLCHAIN_HAS_EXT, the extension is available to the compiler so ".option arch" can be dropped



What happens when trying to boot the rva23 kernel on non-compliant hardware?

It will crash.



What happens when trying to boot the rva23 kernel on non-compliant hardware and it doesn't crash?

- The hardware supports enough instructions that any that are not supported are not being emitted by the kernel or the compiler
- The isa string could be checked and a warning thrown with which extensions are expected but not found



Should we add support for "rva23" in the isa string?

- The isa string is *really* long
- The developer only needs to add on additional extensions their platform supports
- Requires changes everywhere (QEMU, OpenSBI, applications reading /proc/cpu, etc...)





TOKYO, JAPAN / DECEMBER 11-13, 2025