

LINUX Plumbers Conference

Richmond, Virginia | November 13-15, 2023



Ravi Kiran Gummaluri & John Groves **Micron Technology**

CXL Memory Tiering for heterogenous computing



inux Plumbers onference | Richmond, VA | Nov. 13-15, 2023

Agenda

Memory demand and scaling challenges CXL memory expansion HW based Heterogenous Interleave SW + HW Heterogenous Interleave SW based Heterogenous Interleave Enabling SW interleaving Next Steps /Call for action



inux Plumbers Conference | Richmond, VA | Nov. 13-15, 2023




Figure 1: Growing memory usage

 \succ Growing demand -> for memory in data center applications (~26 % yoy). \succ DRAM is not scaling -> memory capacity is doubling every four years. Processor speed -> has been doubling every two years. \succ Memory latency -> is only improving 1.1 times every two years. > How do we solve increased memory BW and capacity requirements?

Figure 1 : Source: https://www.statista.com/statistics/871513/worldwide-data-created/ Figure 3 : Source: Based on capacity and core counts from publicly available AMD and Intel datasheets, and public statements.

Figure 2: Memory wall

Figure 3: Memory capacity Vs CPU cores



Conference | Richmond, VA | Nov. 13-15, 2023

CXL Memory Expansion

inux

Plumbers

- Cache-line granular access semantics.
- CXL-Memory appears to a system as a CPU-less NUMA node. (Not dependent on CPU Arch)
- Hot Pluggable memory.
- Works with various form factors E3.S, AIC, PMM etc. \succ
- Interoperable with various memory types. (DDR4/DDR5/LPDDR/ NVM ..)

CXL Memory Capacity Expansion

- **CXL Direct attached Memory Tiering**
 - 1. Application Transparent
 - OS Managed
 - **User Space Library**
 - 2. Application Managed
 - Application Aware (ex: libnuma)
 - Modified (ex : libmemkind)
- CXL Switch / Fabric attached Memory Tiering
 - Another Memory tier added to system with higher latencies.

CXL Memory Bandwidth Expansion

- **CXL** Heterogenous interleave solutions
 - 1. Hardware based Interleave
 - Software and HW Interleave
 - 3. Software Interleave.




Figure 4 : Memory Hierarchy



inux Plumbers Conference | Richmond, VA | Nov. 13-15, 2023



HW Heterogenous Interleave

System Address map will be interleaved between Local DRAM and CXL memory

> Pros

Easy to configure

> Cons

- Kernel/OS cannot manage memory allocations.
 - Affects kernel memory.
 - Hides the NUMA topology from the OS.
- Fixed configuration : Not scalable for all workloads - Capacity expansion workloads will have higher latency
- CMM capacity will be restricted to align with Local DRAM capacity.

Heterogeneous DDR + CXL Interleaving




Figure 5 : HW Heterogenous interleave



Linux Plumbers Conference | Richmond, VA | Nov. 13-15, 2023



HW + SW Heterogenous Interleave

- HW : Supports associating DRAM channels to different NUMA domains .
- SW : Interleave 4(Local):1(CXL) NUMA domain using *numactl*.
- >NPS4 :Each socket is partitioned into 4 NUMA domains. Each NUMA domain has 3 memory channels.
- > Pros
 - NUMA topology is enabled.
 - Kernel/OS can manage the memory allocations
 - Overcomes capacity limitations imposed by HW interleave solution .

≻ Cons

Fixed configuration : Not scalable for all workloads .




Figure 6 : HW + SW 4:1 Interleave

Linux Plumbers Conference | Richmond, VA | Nov. 13-15, 2023



SW Heterogenous Interleave

- Memory allocations performed according to pernode weights
- > Pros
 - Scalable : Not fixed configuration
 - Application can configure different weights according to BW requirements .
 - This only applies when explicitly enabled for a job.
 - NUMA topology is enabled.
 - Kernel/OS can manage the memory allocations
 - Overcomes capacity limitations imposed by HW interleave solution .
- ≻ Cons
 - Multiple approaches are proposed
 - Need Community support triage on one .





Figure 7 : SW Interleave with weights



 \checkmark Micron/MemVerge released a series of RFCs that provide increasingly flexible weight-based tiering.

V3 cgroups memcg + numa node based(V4 will probably be s/memcg/cpuset/g per feedback)



Linux Plumbers Conference | Richmond, VA | Nov. 13-15, 2023

SW interleave Results



Figure 8 : SW Interleave between 8 DDR5 Ch (5600 MT/s) + 6 CZ120 CMM (x8 Gen5 CXL 2.0)

45% bandwidth gain is observed using best interleave ratio

INUX Plumbers onference | Richmond, VA | Nov. 13-15, 2023

Next steps

- > CXL can provide solutions for increased capacity and bandwidth requirements .
- capacity solutions. Each Applications/Workload cannot be tuned for best performance.
- Flexibility to tune individual application to provide best performance.
- Call for Action :
- provide better system level solutions for bandwidth and capacity requirements.
- Various Articles and RFC work under progress Article on weighted interleaving for memory tiering
 - https://lwn.net/Articles/948037/
 - Link for Memory Tier based Interleaving RFC
 - Link for Node based Interleaving RFC
 - Link for cgroups & node based interleaving RFC (getting there!): https://patchwork.kernel.org/project/cxl/list/?series=799803
- Most recent RFC moves this functionality into cgroups, which is likely where it belongs.

> Current solutions (HW based) required various platform configurations to provide bandwidth and > SW interleaving can provide a single platform configuration for capacity and bandwidth solutions.

• We request Linux community to see this patch set evolve into mainline. The benefits are significant to

https://patchwork.kernel.org/project/cxl/cover/20231009204259.875232-1-gregory.price@memverge.com/

https://patchwork.kernel.org/project/cxl/cover/20231031003810.4532-1-gregory.price@memverge.com/







Acknowledgement on SW interleaving patch work and advocacy MemVerge :

- **Gregory Price**
 - Micron :
- Venkata Ravishankar Jonnalagadda
 - Srinivasulu Thanneeru
 - Eishan Mirakhur
 - John Groves





Plumbers Conference

Richmond, Virginia | November 13-15, 2023

