



Contribution ID: 202

Type: **not specified**

## Integrated PCIe monitoring and tracing facilities

*Monday, September 12, 2022 1:00 PM (30 minutes)*

hisi\_ptt reference

hisi\_pcie\_pmu doc

### **PMU for monitoring PCIe link events**

- purpose and introduction
- Usage and event supported

### **PTT for tracing and tuning PCIe link**

- purpose and introduction
- Usage of tracing and capabilities
- Usage of tuning and event supported

### **Potential Scenarios**

- performance improvement with PMU + tune
- tracing for validating and monitoring, more convenient compared to PCIe analyzer
- etc.

### **More on monitoring and tracing?**

- need feedbacks for the design, usage and future plan. What we want and what'll be more helpful?
- possible for more platforms and devices, like PMU/PTT for a switch?
- besides tracing TLP, possible for DLLP etc?
- more trace/monitor facilities and events for PCIe stuff?
- possible for standardization, either specification or software framework
- etc.

## **I agree to abide by the anti-harassment policy**

Yes

**Primary author:** YANG, Yicong (HiSilicon)

**Presenter:** YANG, Yicong (HiSilicon)

**Session Classification:** VFIO/IOMMU/PCI MC

**Track Classification:** LPC Microconference: VFIO/IOMMU/PCI MC