



Contribution ID: 205

Type: **not specified**

CXL Type-3 device discovery, configuration in firmware and prepare ACPI tables for kernel usage

Wednesday, 14 September 2022 15:05 (25 minutes)

There has been growing need for increasing memory capacity in enterprise design and CXL has emerged as one of the preferred solution to meet this increasing demand. CXL and other relevant specifications have defined various mechanisms, which allow kernel to utilize the extended memory capacity.

In this presentation, an implementation of firmware support for a AArch64 compliant platform will be discussed. Firmware performs enumeration, Type-3 device discovery and identifying its capabilities. In addition to this, using the DOE mechanisms, CDAT structures are fetched and details are passed on through different phases of booting firmware. Host interconnect is configured by the firmware for device memory access according to the device property. Secure firmware performs all these operations and subsequently in non-secure firmware (EDK2), all Type-3 device details are captured in the ACPI tables (SRAT, HMAT, CEDT etc.) for usage by kernel software. Linux drivers parse and utilize ACPI information, for configuring host and device accordingly and uses the extended memory as separate NUMA node. For this discussion, the implementation of the above on the Neoverse N2 reference design FVP will be used as an example.

I agree to abide by the anti-harassment policy

Yes

Primary author: Mr PATTANAYAK, Sayanta (ARM Ltd.)

Presenter: Mr PATTANAYAK, Sayanta (ARM Ltd.)

Session Classification: Compute Express Link MC

Track Classification: LPC Microconference: Compute Express Link MC