

# What's the problem with D1 Linux upstream?

*Tuesday, September 21, 2021 9:00 AM (45 minutes)*

D1 is Allwinner's first SoC based on the RISC-V ISA. It integrates the 64-bit C906 core of Ali T-Head, supports RVV, 1GHz frequency. Because some of the features are not included in the RISC-V spec, Linux upstream met some problems. Let's review and discuss the issues:

1. Birdview of D1 & current status of the drivers (By Shaohua)
2. About custom PBMT (Page Based Memory Type) in D1 for non-coherency SOC
3. About DMA sync operations in D1
4. About I-cache synchronization's acceleration in D1
5. About vector 0.7.1 supported in D1
6. About TLB synchronization's acceleration for T-HEAD c9xx-SMP
7. Discuss the ALTERNATIVE framework
8. Q & A (by Liu Shaohua, Guo Ren, Fu Wei)

2 & 3 are minimum requirements for D1 bring up, let's focus on them first. 4 - 6 could help D1 work better and we just have a quick review of them. 7 is about alternative discussion, eg: how we use the `errata_list.h` for `dma_sync` ops.

## I agree to abide by the anti-harassment policy

I agree

**Primary authors:** Mr GUO, Ren; Mr FU, Wei; Mr LIU, Shaohua

**Presenters:** Mr GUO, Ren; Mr FU, Wei; Mr LIU, Shaohua

**Session Classification:** RISC-V MC

**Track Classification:** RISC-V MC